Page 59 - DCAP210_INTRODUCTION__TO_MICROPROCESSORS
P. 59

Dinesh Kumar, Lovely Professional University                            Unit 4: Microprocessor Architecture



                           Unit 4: Microprocessor Architecture                                    Notes



             CONTENTS

             Objectives
             Introduction
              4.1 Microprocessor
                 4.1.1  The Address Bus
                 4.1.2  The Data Bus
                 4.1.3  The Control Bus

                 4.1.4  X64 vs X86
              4.2 Architecture of Microprocessor
                 4.2.1  Arithmetic Logic Unit
                 4.2.2  Accumulator
                 4.2.3 Program Counter (PC)
                 4.2.4  Address, Data and Status Registers and Stack Pointer

                 4.2.5  Control Unit
                 4.2.6  CISC and RISC
                 4.2.7  Manufacturing
                 4.2.8  Multi-core Architecture
                 4.2.9  Von Neumann Architecture
                 4.2.10 Data Path

                 4.2.11 Harvard Architecture
                 4.2.12 Dual-Core vs Quad-Core Architecture
              4.3 Microprocessor Operations
                 4.3.1 Input and Output
                 4.3.2  Arithmetic Logic Unit
                 4.3.3  Memory

                 4.3.4  Control Unit
                 4.3.5  Information Exchange
              4.4 Microprocessor Memory
                 4.4.1  Actions of the Memory Unit
                 4.4.2  Memory and Addressing
              4.5 Summary

              4.6 Keywords
              4.7 Self-Assessment Questions
              4.8 Review Questions
              4.9 Further Reading




                                             LOVELY PROFESSIONAL UNIVERSITY                                    53
   54   55   56   57   58   59   60   61   62   63   64