Page 150 - DCAP108_DIGITAL_CIRCUITS_AND_LOGIC_DESIGNS
P. 150

Unit 8: Memory



                                                                                                  Notes
             Microsoft Visual C++  8.1 m/sec  3.0 m / 1.4 m/ 1.3 m/sec 1.2 m/sec 1.1 m/sec
             2003                          sec      sec     (–84%)   (–85%)    (–86%)
             (actual  performance          (–63%)   (–83%)
             growth)
             Borland Delphi 5   9.5 m/sec  3.6 m / 1.7 m/ 1.7 m/sec 1.6 m/sec 1.4 m/sec
             (actual  performance          sec      sec     (–82%)   (–83%)    (–85%)
             growth)                       (–62%)   (–82%)
             memory manager in .NET by default initializes allocated memory block to zeros. In diagram
             we showed extrapolated values to eliminate this factor. Real values are about 25% less.





















             Testing Results Analysis
             As you may see from the table above our Memory Manager shows dramatic performance
             increase even for single threaded mode and perfect scalability for multithreaded mode on
             multiprocessor/multicore system. The closest competitor MS NET 2.0 shows 2 times less
             performance even for single threaded mode and much less scalability. Other memory managers
             shows even performance degradation when running in multithreaded mode.
             Testing Results on 16 Cores system
             As a Partner in Intel® Software Partner Program we got access to latest hardware platforms and
             tested our memory manager on 16 cores system (4 CPU Intel Xeon, 4 Cores each). Performance
             increase of our application running on such system reached unbelievable 15.5 times!

             Questions:
               1.  Discuss the testing result of fine soft studio memory management.
               2.  Explain the business description of fine soft studio memeory management.

            Self Assessment
            Multiple choice questions:

               7.  PAL has a fixed array of ................ gates.
                 (a)  AND                        (b)  NOT
                 (c)  OR                         (d)  EX-OR
               8.  The size of the PLA is determined by the number of ..............
                 (a)  functions                  (b)  gates

                 (c)  output                     (d)  inputs


                                             LOVELY PROFESSIONAL UNIVERSITY                                   145
   145   146   147   148   149   150   151   152   153   154   155